Initial commit
This commit is contained in:
@@ -0,0 +1 @@
|
||||
[00:41:30] INFO Wrote I2C tree to /home/martin/proj/DFPlayerMB/build/builds/default/default.i2c_tree.md
|
||||
@@ -0,0 +1 @@
|
||||
[00:41:30] INFO Wrote I2C tree to /home/martin/proj/DFPlayerMB/build/builds/default/default.i2c_tree.md
|
||||
@@ -0,0 +1,2 @@
|
||||
[00:41:24] DEBUG Assignment: r1.resistance [r1.resistance] := [1kΩ ± 10.00%]
|
||||
DEBUG Constraining r1.resistance to [1kΩ ± 10.00%]
|
||||
@@ -0,0 +1 @@
|
||||
[00:41:24] INFO Loading KiCad PCB file: /home/martin/proj/DFPlayerMB/layout/default/default.kicad_pcb
|
||||
@@ -0,0 +1 @@
|
||||
[00:41:24] INFO Loading KiCad PCB file: /home/martin/proj/DFPlayerMB/layout/default/default.kicad_pcb
|
||||
@@ -0,0 +1,2 @@
|
||||
[00:41:30] INFO Found 1 components with footprints
|
||||
DEBUG node_fps: {<r1|Resistor>: <r1|Resistor.footprint|KicadFootprint>}
|
||||
@@ -0,0 +1 @@
|
||||
[00:41:30] INFO Found 1 components with footprints
|
||||
@@ -0,0 +1,74 @@
|
||||
[00:41:24] INFO Picking 1 modules
|
||||
INFO Picking 1 modules in parallel
|
||||
DEBUG Iteration 0 |stages|=1, |graphs|=1, |V|=4----------------------------------------------
|
||||
DEBUG DONE Iteration 0 Phase 1.0: Canonical literal form G:1
|
||||
DEBUG DONE Iteration 0 Phase 1.2: Constrain within and domain G:3
|
||||
DEBUG DONE Iteration 0 Phase 1.3: Alias predicates to true G:3
|
||||
DEBUG Iteration 1 |stages|=5, |graphs|=3, |V|=11---------------------------------------------
|
||||
DEBUG DONE Iteration 1 Phase 1.24: Merge intersecting subsets G:3
|
||||
DEBUG DONE Iteration 1 Phase 1.25: Predicate flat terminate G:3
|
||||
[00:41:25] DEBUG DONE Iteration 1 Phase 1.27: Predicate is!! True G:3
|
||||
DEBUG Iteration 2 |stages|=38, |graphs|=3, |V|=10--------------------------------------------
|
||||
[00:41:26] DEBUG POST https://components.atopileapi.com/v0/query
|
||||
{
|
||||
"queries": [
|
||||
{
|
||||
"package": null,
|
||||
"qty": 1,
|
||||
"endpoint": "resistors",
|
||||
"resistance": {
|
||||
"type": "Quantity_Interval_Disjoint",
|
||||
"data": {
|
||||
"intervals": {
|
||||
"type": "Numeric_Interval_Disjoint",
|
||||
"data": {
|
||||
"intervals": [
|
||||
{
|
||||
"type": "Numeric_Interval",
|
||||
"data": {
|
||||
"min": 900.0,
|
||||
"max": 1100.0
|
||||
}
|
||||
}
|
||||
]
|
||||
}
|
||||
},
|
||||
"unit": "kiloohm"
|
||||
}
|
||||
},
|
||||
"max_power": null,
|
||||
"max_voltage": null
|
||||
}
|
||||
]
|
||||
}
|
||||
DEBUG Downloading API data C11702
|
||||
[00:41:27] DEBUG GET https://components.atopileapi.com/v0/component/lcsc/11702
|
||||
DEBUG Crawling datasheet for C11702
|
||||
[00:41:28] DEBUG Downloading model for C11702
|
||||
[00:41:29] DEBUG {
|
||||
0: {
|
||||
0: <r1|Resistor>
|
||||
}
|
||||
}
|
||||
INFO Picking 1 independent groups: {
|
||||
0: <r1|Resistor>
|
||||
}
|
||||
DEBUG Attached component C11702 to module r1:
|
||||
{'resistance': {'type': 'Quantity_Interval_Disjoint', 'data': {'intervals': {'type': 'Numeric_Interval_Disjoint', 'data': {'intervals': [{'type': 'Numeric_Interval', 'data': {'min': 990.0000002235174, 'max': 1009.9999997764826}}]}}, 'unit': 'ohm'}}, 'max_power': {'type': 'Quantity_Set_Discrete', 'data': {'intervals': {'type': 'Numeric_Interval_Disjoint', 'data': {'intervals': [{'type': 'Numeric_Interval', 'data': {'min': 0.0625, 'max': 0.0625}}]}}, 'unit': 'watt'}},
|
||||
'max_voltage': {'type': 'Quantity_Set_Discrete', 'data': {'intervals': {'type': 'Numeric_Interval_Disjoint', 'data': {'intervals': [{'type': 'Numeric_Interval', 'data': {'min': 50.0, 'max': 50.0}}]}}, 'unit': 'volt'}}}
|
||||
--->
|
||||
max_power: r1.max_power
|
||||
max_voltage: r1.max_voltage
|
||||
resistance: r1.resistance
|
||||
[00:41:30] INFO Slow-picked parts in 5.02s
|
||||
INFO Picked complete: picked 1 parts
|
||||
INFO Verify design
|
||||
DEBUG Iteration 0 |stages|=1, |graphs|=1, |V|=7----------------------------------------------
|
||||
DEBUG DONE Iteration 0 Phase 1.0: Canonical literal form G:1
|
||||
DEBUG DONE Iteration 0 Phase 1.2: Constrain within and domain G:3
|
||||
DEBUG DONE Iteration 0 Phase 1.3: Alias predicates to true G:3
|
||||
DEBUG Iteration 1 |stages|=5, |graphs|=3, |V|=17---------------------------------------------
|
||||
DEBUG DONE Iteration 1 Phase 1.24: Merge intersecting subsets G:3
|
||||
DEBUG DONE Iteration 1 Phase 1.25: Predicate flat terminate G:3
|
||||
DEBUG DONE Iteration 1 Phase 1.27: Predicate is!! True G:3
|
||||
DEBUG Iteration 2 |stages|=38, |graphs|=3, |V|=16--------------------------------------------
|
||||
@@ -0,0 +1,8 @@
|
||||
[00:41:24] INFO Picking 1 modules
|
||||
INFO Picking 1 modules in parallel
|
||||
[00:41:29] INFO Picking 1 independent groups: {
|
||||
0: <r1|Resistor>
|
||||
}
|
||||
[00:41:30] INFO Slow-picked parts in 5.02s
|
||||
INFO Picked complete: picked 1 parts
|
||||
INFO Verify design
|
||||
@@ -0,0 +1,8 @@
|
||||
[00:41:24] INFO Running design checks for stage POST_DESIGN
|
||||
DEBUG Running post-design check `needs_erc_check` for `runtime_anon[9]`
|
||||
INFO Checking graph for ERC violations
|
||||
INFO Checking 0 Power
|
||||
INFO Checking for hv/lv shorts
|
||||
INFO Checking for power source shorts
|
||||
INFO Checking 0 explicit nets
|
||||
INFO Checking 1 passives
|
||||
@@ -0,0 +1,7 @@
|
||||
[00:41:24] INFO Running design checks for stage POST_DESIGN
|
||||
INFO Checking graph for ERC violations
|
||||
INFO Checking 0 Power
|
||||
INFO Checking for hv/lv shorts
|
||||
INFO Checking for power source shorts
|
||||
INFO Checking 0 explicit nets
|
||||
INFO Checking 1 passives
|
||||
@@ -0,0 +1,3 @@
|
||||
[00:41:30] INFO Running checks
|
||||
INFO Running design checks for stage POST_SOLVE
|
||||
DEBUG Running post-solve check `needs_erc_check` for `runtime_anon[9]`
|
||||
@@ -0,0 +1,2 @@
|
||||
[00:41:30] INFO Running checks
|
||||
INFO Running design checks for stage POST_SOLVE
|
||||
@@ -0,0 +1,9 @@
|
||||
[00:41:24] INFO Resolving bus parameters
|
||||
DEBUG [3m Timings [0m
|
||||
┏━━━━━━━━━━━━━━━━━━━━━━━━━━━┳━━━━━━━┳━━━━━━┓
|
||||
┃[1m [0m[1mCategory [0m[1m [0m┃[1m [0m[1mValue[0m[1m [0m┃[1m [0m[1mUnit[0m[1m [0m┃
|
||||
┡━━━━━━━━━━━━━━━━━━━━━━━━━━━╇━━━━━━━╇━━━━━━┩
|
||||
│[36m [0m[36mget parameter connections[0m[36m [0m│[32m [0m[32m 5.02[0m[32m [0m│[33m [0m[33mµs [0m[33m [0m│
|
||||
│[36m [0m[36mmerge parameters [0m[36m [0m│[32m [0m[32m 4.47[0m[32m [0m│[33m [0m[33mµs [0m[33m [0m│
|
||||
└───────────────────────────┴───────┴──────┘
|
||||
|
||||
@@ -0,0 +1 @@
|
||||
[00:41:24] INFO Resolving bus parameters
|
||||
@@ -0,0 +1,13 @@
|
||||
[00:41:30] INFO Updating `UNI_ROYAL_0603WAF1000T5E:R0603`->`UNI_ROYAL_0402WGF1001TCE:R0402` on `r1` (R1)
|
||||
INFO Updating `LCSC`->`C11702` on `r1` (R1)
|
||||
INFO Updating `Partnumber`->`0402WGF1001TCE` on `r1` (R1)
|
||||
INFO Updating `PARAM_max_power`->`{"type": "Quantity_Set_Discrete", "data": {"intervals": {"type": "Numeric_Interval_Disjoint", "data": {"intervals": [{"type": "Numeric_Interval", "data": {"min": 0.0625, "max": 0.0625}}]}}, "unit": "watt"}}` on `r1` (R1)
|
||||
INFO Updating `PARAM_max_voltage`->`{"type": "Quantity_Set_Discrete", "data": {"intervals": {"type": "Numeric_Interval_Disjoint", "data": {"intervals": [{"type": "Numeric_Interval", "data": {"min": 50.0, "max": 50.0}}]}}, "unit": "volt"}}` on `r1` (R1)
|
||||
INFO Updating `PARAM_resistance`->`{"type": "Quantity_Interval_Disjoint", "data": {"intervals": {"type": "Numeric_Interval_Disjoint", "data": {"intervals": [{"type": "Numeric_Interval", "data": {"min": 990.0000002235174, "max": 1009.9999997764826}}]}}, "unit": "ohm"}}` on `r1` (R1)
|
||||
INFO Updating `Datasheet`->`https://www.lcsc.com/datasheet/lcsc_datasheet_2206010216_UNI-ROYAL-Uniroyal-Elec-0402WGF1001TCE_C11702.pdf` on `r1` (R1)
|
||||
INFO Updating `Reference`->`R1` on `r1` (R1)
|
||||
INFO Updating `Value`->`1kΩ ±1% 62.5mW` on `r1` (R1)
|
||||
INFO Positioning 0 footprints
|
||||
INFO Applying routes
|
||||
INFO Backing up layout to /home/martin/proj/DFPlayerMB/build/builds/default/default.20250926-004130.kicad_pcb
|
||||
INFO Updating layout /home/martin/proj/DFPlayerMB/layout/default/default.kicad_pcb
|
||||
@@ -0,0 +1,13 @@
|
||||
[00:41:30] INFO Updating `UNI_ROYAL_0603WAF1000T5E:R0603`->`UNI_ROYAL_0402WGF1001TCE:R0402` on `r1` (R1)
|
||||
INFO Updating `LCSC`->`C11702` on `r1` (R1)
|
||||
INFO Updating `Partnumber`->`0402WGF1001TCE` on `r1` (R1)
|
||||
INFO Updating `PARAM_max_power`->`{"type": "Quantity_Set_Discrete", "data": {"intervals": {"type": "Numeric_Interval_Disjoint", "data": {"intervals": [{"type": "Numeric_Interval", "data": {"min": 0.0625, "max": 0.0625}}]}}, "unit": "watt"}}` on `r1` (R1)
|
||||
INFO Updating `PARAM_max_voltage`->`{"type": "Quantity_Set_Discrete", "data": {"intervals": {"type": "Numeric_Interval_Disjoint", "data": {"intervals": [{"type": "Numeric_Interval", "data": {"min": 50.0, "max": 50.0}}]}}, "unit": "volt"}}` on `r1` (R1)
|
||||
INFO Updating `PARAM_resistance`->`{"type": "Quantity_Interval_Disjoint", "data": {"intervals": {"type": "Numeric_Interval_Disjoint", "data": {"intervals": [{"type": "Numeric_Interval", "data": {"min": 990.0000002235174, "max": 1009.9999997764826}}]}}, "unit": "ohm"}}` on `r1` (R1)
|
||||
INFO Updating `Datasheet`->`https://www.lcsc.com/datasheet/lcsc_datasheet_2206010216_UNI-ROYAL-Uniroyal-Elec-0402WGF1001TCE_C11702.pdf` on `r1` (R1)
|
||||
INFO Updating `Reference`->`R1` on `r1` (R1)
|
||||
INFO Updating `Value`->`1kΩ ±1% 62.5mW` on `r1` (R1)
|
||||
INFO Positioning 0 footprints
|
||||
INFO Applying routes
|
||||
INFO Backing up layout to /home/martin/proj/DFPlayerMB/build/builds/default/default.20250926-004130.kicad_pcb
|
||||
INFO Updating layout /home/martin/proj/DFPlayerMB/layout/default/default.kicad_pcb
|
||||
@@ -0,0 +1 @@
|
||||
[00:41:30] INFO Writing parameters to /home/martin/proj/DFPlayerMB/build/builds/default/default.variables.md
|
||||
@@ -0,0 +1 @@
|
||||
[00:41:30] INFO Writing parameters to /home/martin/proj/DFPlayerMB/build/builds/default/default.variables.md
|
||||
Reference in New Issue
Block a user