[13:31:02] INFO Running design checks for stage POST_DESIGN [13:31:03] INFO Checking graph for ERC violations INFO Checking 0 Power INFO Checking for hv/lv shorts INFO Checking for power source shorts INFO Checking 0 explicit nets INFO Checking 1 passives